The physical and morphological characteristics of porous silicon (PS) synthesized via gas sensor was assessed by electrochemical etching for a Si wafer in diluted HF acid in water (1:4) at different etching times and different currents. The morphology for PS wafers by AFM show that the average pore diameter varies from 48.63 to 72.54 nm with increasing etching time from 5 to 15min and from 72.54 to 51.37nm with increasing current from 10 to 30 mA. From the study, it was found that the gas sensitivity of In2O3: CdO semiconductor, against NO2 gas, directly correlated to the nanoparticles size, and its sensitivity increases with increasing operating temperature.

Due to the importance of nanotechnology because of its features and applications in various fields, it has become the focus of attention of the world and researchers. In this study, the concept of nanotechnology and nanomaterials was identified, the most important methods of preparing them, as well as the preparation techniques and the most important devices used in their characterization.

Copula modeling is widely used in modern statistics. The boundary bias problem is one of the problems faced when estimating by nonparametric methods, as kernel estimators are the most common in nonparametric estimation. In this paper, the copula density function was estimated using the probit transformation nonparametric method in order to get rid of the boundary bias problem that the kernel estimators suffer from. Using simulation for three nonparametric methods to estimate the copula density function and we proposed a new method that is better than the rest of the methods by five types of copulas with different sample sizes and different levels of correlation between the copula variables and the different parameters for the function. The

The flow in a manifolds considered as an advanced problem in hydraulic engineering applications. The objectives of this study are to determine; the uniformity qn/q1 (ratio of the discharge at last outlet, qn to the discharge at first outlet, q₁) and total head losses of the flow along straight and rectangular loop manifolds with different flow conditions. The straight pipes were with 18 m and 19 m long and with of 25.4 mm (1.0 in) in diameter each. While, the rectangular close loop configuration was with length of 19 m and with diameter of 25.4 mm (1.0 in) also. Constant head in the supply tank was used and the head is 2.10 m. It is found that outlets spacing and manifold configuration are the main factors aff

The migration from IPv4 to IPv6 can not be achieved in a brief period, thus both protocols co-exist at certain years. IETF Next Generation Transition Working Group (NGtrans) developed IPv4/IPv6 transition mechanisms. Since Iraq infrastructure, including universities, companies and institutions still use IPv4 protocol only. This research article tries to highlight, discuss a required transition roadmap and extend the local knowledge and practice on IPv6. Also, it introduces a prototype model using Packet tracer (network simulator) deployed for the design and implementation of IPv6 migration. Finally, it compares and evaluates the performance of IPv6, IPv4 and dual stack using OPNET based on QoS metrics such as throughput, delay and point to

One of the important goals in the learning process is to be effective learning through the self-direction of the learner , because it has an impact on the effort of learners , it is better to be a learner responsible for learning and independent of the acquisition of knowledge ,

اذ اكدتكثيرAs many have confirmed منFrom الدراساتStudies والادبياتAnd literature انthat فشلالكثير The failure of many منFrom الطلبةStudents فيin a تنظيمgroup المعلوماتthe information ومعالجتهاAnd processed اثناءduring عمليةProcess تعلمهمLearn them لاNo يرجعReturns الىto me انخفاضdrop فيin a درجةDegree ذكائهمTheir intelligence اوor عدمNo

Increased downscaling of CMOS circuits with respect to feature size and threshold voltage has a result of dramatically increasing in leakage current. So, leakage power reduction is an important design issue for active and standby modes as long as the technology scaling increased. In this paper, a simultaneous active and standby energy optimization methodology is proposed for 22 nm sub-threshold CMOS circuits. In the first phase, we investigate the dual threshold voltage design for active energy per cycle minimization. A slack based genetic algorithm is proposed to find the optimal reverse body bias assignment to set of noncritical paths gates to ensure low active energy per cycle with the maximum allowable frequency at the optimal supply vo